Implementation on Fpga of Reliable Network-on-chip
نویسنده
چکیده
The communication inside NOC in a dynamic routing environment makes reliable communication difficult. Communication between the intellectual properties through other nodes in a dynamic environment needs to be performed efficiently. To enhance reliable communication we use routing algorithms like XY routing algorithm and deflection routing algorithm. To make this project innovative here we propose a new model of reliable NOC reducing the area by removing the LOOP BACK MODULE and to overcome the deficiency centralized buffer is used. This centralized buffer helps us to retrieve the data which lost its path by resending it against to the source itself. The Hamming code is being replaced by CRC in order to reduce the computational complexity.
منابع مشابه
FPGA Can be Implemented Using Advanced Encryption Standard Algorithm
This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theAES InverseSub Bytes module and...
متن کاملA Novel NoC Architecture Framework for 3D Chip MPSoC Implementations
This paper presents a framework for high-level exploration and RTL design of an optimized Network-on-Chip (NoC) architecture for 3D chips. The RTL is derived from the high-level exploration methodology in a semi-automated way. FPGA implementation figures are given for various implementation parameters of the Network Interface Element, demonstrating the performance/area trade-off of 3D NoC archi...
متن کاملA Network on Chip based gigabit Ethernet router implemented on an FPGA
In this paper we will share the experiences we have gained from implementing an FPGA-based gigabit Ethernet router based on the SoCBUS network on chip architecture. The main reason for this project has been to test the SoCBUS architecture in a real design in order to investigate the performance and possible shortcomings. Another reason is to evaluate how SoCBUS performs in an FPGA. The results ...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملScalable mpNoC for massively parallel systems - Design and implementation on FPGA
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device. These parallel systems require a cost-effective yet high-performance interconnection scheme to provide the needed communications between processors. The massively parallel Network on Chip (mpNoC) was proposed to addr...
متن کامل